當(dāng)前位置:首頁(yè) > 工業(yè)控制 > 電子設(shè)計(jì)自動(dòng)化

Cypress公司的CY3280-22x45汽車級(jí)PSoC 可編程片上系統(tǒng),包含多個(gè)可配置的模擬和數(shù)字邏輯模塊,以及可編程互連。PSoC 采用功能強(qiáng)大的哈佛架構(gòu)處理器,M8C處理器速度高達(dá)24MHz,8x8乘法器,32位累加器,可使用戶能夠根據(jù)每個(gè)應(yīng)用的要求,來(lái)創(chuàng)建定制的外設(shè)配置,具有廣泛的應(yīng)用。本文介紹了CY3280-22x45主要特性,方框圖以及通用CapSense控制器開(kāi)發(fā)套件主要特性,電路圖,材料清單,PCB布局圖和元件分布圖.

PSoC 可編程片上系統(tǒng)系列產(chǎn)品包含許多器件。 這些器件旨在使用一個(gè)低成本的單芯片可編程組件取代多個(gè)基于 MCU 的傳統(tǒng)系統(tǒng)組件。 PSoC 器件包含多個(gè)可配置的模擬和數(shù)字邏輯模塊,以及可編程互連。 這種架構(gòu)使得用戶能夠根據(jù)每個(gè)應(yīng)用的要求,來(lái)創(chuàng)建定制的外設(shè)配置。 此外,在一系列方便易用的引腳布局和封裝中還包含快速 CPU、閃速程序存儲(chǔ)器、SRAM 數(shù)據(jù)存儲(chǔ)器和可配置的 I/O。

CY3280-22x45主要特性:

■ Automotive Electronics Council (AEC) Q100 qualified

■ Powerful Harvard-architecture processor

? M8C processor speeds up to 24 MHz

? 8 × 8 multiply, 32-bit accumulate

? Low power at high speed

? Automotive A-grade: 3.0 V to 5.25 V operation at –40℃ to +85℃ temperature range

? Automotive E-grade: 4.75 V to 5.25 V operation at –40℃ to +125℃ temperature range

■ Advanced peripherals (PSoC® blocks)

? Six analog Type ‘E’ PSoC blocks provide:

• Up to four comparators with digital-to-analog converters (DAC) references

• Up to 10-bit single or dual analog-to-digital converters (ADCs)

? Up to eight digital PSoC blocks provide:

• 8 to 32-bit timers, counters, and pulse width modulators (PWMs)

• One-shot, multi-shot mode in timers and PWMs

• PWM with deadband in one digital block

• Shift register, cyclical redundancy check (CRC), and pseudo random sequence (PRS) modules

• Full- or half-duplex UARTs

• SPI masters or slaves, 8- to 16-bit variable data length

• Connectable to all general-purpose I/O (GPIO) pins

? Complex peripherals by combining blocks

? Powerful synchronization support, analog module operations can be synchronized by digital blocks or external signals.

■ High-speed 10-bit successive approximation register (SAR) ADC with sample and hold optimized for embedded control

■ Precision, programmable clocking

? Internal oscillator up to 24 MHz

? High accuracy 24 MHz with optional 32-kHz crystal and phase locked loop (PLL)

? Optional external oscillator, up to 24 MHz

? Internal low speed, low-power oscillator for watchdog and sleep functionality

■ Flexible on-chip memory

? Up to 16 KB flash program storage, 1000 erase/write cycles

? Up to 1 KB SRAM data storage

? In-System Serial Programming (ISSP)

? Partial flash updates

? Flexible protection modes

? EEPROM emulation in flash

■ Optimized CapSense® resource

? Supports two CapSense channels with simultaneous scanning

? Two current DACs provide programmable sensor tuning in firmware

? Two dedicated clock resources for CapSense Features

■ Automotive Electronics Council (AEC) Q100 qualified

■ Powerful Harvard-architecture processor

? M8C processor speeds up to 24 MHz

? 8 × 8 multiply, 32-bit accumulate

? Low power at high speed

? Automotive A-grade: 3.0 V to 5.25 V operation at –40℃ to +85℃ temperature range

? Automotive E-grade: 4.75 V to 5.25 V operation at –40℃ to +125℃ temperature range

■ Advanced peripherals (PSoC® blocks)

? Six analog Type ‘E’ PSoC blocks provide:

• Up to four comparators with digital-to-analog converters (DAC) references

• Up to 10-bit single or dual analog-to-digital converters (ADCs)

? Up to eight digital PSoC blocks provide:

• 8 to 32-bit timers, counters, and pulse width modulators (PWMs)

• One-shot, multi-shot mode in timers and PWMs

• PWM with deadband in one digital block

• Shift register, cyclical redundancy check (CRC), and pseudo random sequence (PRS) modules

• Full- or half-duplex UARTs

• SPI masters or slaves, 8- to 16-bit variable data length

• Connectable to all general-purpose I/O (GPIO) pins

? Complex peripherals by combining blocks

? Powerful synchronization support, analog module operations can be synchronized by digital blocks or external signals.

■ High-speed 10-bit successive approximation register (SAR) ADC with sample and hold optimized for embedded control

■ Precision, programmable clocking

? Internal oscillator up to 24 MHz

? High accuracy 24 MHz with optional 32-kHz crystal and phase locked loop (PLL)

? Optional external oscillator, up to 24 MHz

? Internal low speed, low-power oscillator for watchdog and sleep functionality

■ Flexible on-chip memory

? Up to 16 KB flash program storage, 1000 erase/write cycles

? Up to 1 KB SRAM data storage

? In-System Serial Programming (ISSP)

? Partial flash updates

? Flexible protection modes

? EEPROM emulation in flash

■ Optimized CapSense® resource

? Supports two CapSense channels with simultaneous scanning

? Two current DACs provide programmable sensor tuning in firmware

? Two dedicated clock resources for CapSense

圖1.CY3280-22x45方框圖

CY3280-22x45通用CapSense控制器開(kāi)發(fā)套件

This kit showcases the features of CY3280-22X45. The CY3280-22X45 family of PSoC® includes the following devices: CY8C21345-24SXI, CY8C22345-24SXI, and CY8C22545-24AXI. The 56-pin OCD part is assembled in the CY3280-22X45 Universal CapSense Controller Board. This part is used only for in-circuit debugging.

The CapSense feature of CY8C22X45 can be implemented with the CY3280-SLM Universal CapSense Linear Slider Module. The two boards are connected by a 44-pin connector. The other features of CY3280-22X45 can be implemented with the CY3280-CPM1 Universal CapSense Plus Controller Module. The two boards are connected by a 40-pin connector. The CY3280-SLM Universal CapSense Linear Slider Module and the CY3280-CPM1 Universal CapSense Plus Controller Module can be connected with the CY3280-22X45 Universal CapSense Controller Board simultaneously.


圖2.CapSense控制器開(kāi)發(fā)板外形圖

CY3280-22X45 Universal CapSense Controller Board

CapSense控制器開(kāi)發(fā)套件包括:

■CY3280-22X45 Universal CapSense Controller Board

■Printed Documents

■CY3280-22X45 Universal CapSense Controller Board CD

■CY3240-I2CUSB Board

■CY3210-MiniProg1 Programmer


圖3.CapSense控制器開(kāi)發(fā)板電路圖

CapSense控制器開(kāi)發(fā)板材料清單(BOM):




圖4.CapSense控制器開(kāi)發(fā)板PCB布局圖


圖5.CapSense控制器開(kāi)發(fā)板PCB頂層元件布局圖
詳情請(qǐng)見(jiàn):
http://www.cypress.com/?docID=31410

http://www.cypress.com/?docID=28020



本站聲明: 本文章由作者或相關(guān)機(jī)構(gòu)授權(quán)發(fā)布,目的在于傳遞更多信息,并不代表本站贊同其觀點(diǎn),本站亦不保證或承諾內(nèi)容真實(shí)性等。需要轉(zhuǎn)載請(qǐng)聯(lián)系該專欄作者,如若文章內(nèi)容侵犯您的權(quán)益,請(qǐng)及時(shí)聯(lián)系本站刪除。
換一批
延伸閱讀

9月2日消息,不造車的華為或?qū)⒋呱龈蟮莫?dú)角獸公司,隨著阿維塔和賽力斯的入局,華為引望愈發(fā)顯得引人矚目。

關(guān)鍵字: 阿維塔 塞力斯 華為

倫敦2024年8月29日 /美通社/ -- 英國(guó)汽車技術(shù)公司SODA.Auto推出其旗艦產(chǎn)品SODA V,這是全球首款涵蓋汽車工程師從創(chuàng)意到認(rèn)證的所有需求的工具,可用于創(chuàng)建軟件定義汽車。 SODA V工具的開(kāi)發(fā)耗時(shí)1.5...

關(guān)鍵字: 汽車 人工智能 智能驅(qū)動(dòng) BSP

北京2024年8月28日 /美通社/ -- 越來(lái)越多用戶希望企業(yè)業(yè)務(wù)能7×24不間斷運(yùn)行,同時(shí)企業(yè)卻面臨越來(lái)越多業(yè)務(wù)中斷的風(fēng)險(xiǎn),如企業(yè)系統(tǒng)復(fù)雜性的增加,頻繁的功能更新和發(fā)布等。如何確保業(yè)務(wù)連續(xù)性,提升韌性,成...

關(guān)鍵字: 亞馬遜 解密 控制平面 BSP

8月30日消息,據(jù)媒體報(bào)道,騰訊和網(wǎng)易近期正在縮減他們對(duì)日本游戲市場(chǎng)的投資。

關(guān)鍵字: 騰訊 編碼器 CPU

8月28日消息,今天上午,2024中國(guó)國(guó)際大數(shù)據(jù)產(chǎn)業(yè)博覽會(huì)開(kāi)幕式在貴陽(yáng)舉行,華為董事、質(zhì)量流程IT總裁陶景文發(fā)表了演講。

關(guān)鍵字: 華為 12nm EDA 半導(dǎo)體

8月28日消息,在2024中國(guó)國(guó)際大數(shù)據(jù)產(chǎn)業(yè)博覽會(huì)上,華為常務(wù)董事、華為云CEO張平安發(fā)表演講稱,數(shù)字世界的話語(yǔ)權(quán)最終是由生態(tài)的繁榮決定的。

關(guān)鍵字: 華為 12nm 手機(jī) 衛(wèi)星通信

要點(diǎn): 有效應(yīng)對(duì)環(huán)境變化,經(jīng)營(yíng)業(yè)績(jī)穩(wěn)中有升 落實(shí)提質(zhì)增效舉措,毛利潤(rùn)率延續(xù)升勢(shì) 戰(zhàn)略布局成效顯著,戰(zhàn)新業(yè)務(wù)引領(lǐng)增長(zhǎng) 以科技創(chuàng)新為引領(lǐng),提升企業(yè)核心競(jìng)爭(zhēng)力 堅(jiān)持高質(zhì)量發(fā)展策略,塑強(qiáng)核心競(jìng)爭(zhēng)優(yōu)勢(shì)...

關(guān)鍵字: 通信 BSP 電信運(yùn)營(yíng)商 數(shù)字經(jīng)濟(jì)

北京2024年8月27日 /美通社/ -- 8月21日,由中央廣播電視總臺(tái)與中國(guó)電影電視技術(shù)學(xué)會(huì)聯(lián)合牽頭組建的NVI技術(shù)創(chuàng)新聯(lián)盟在BIRTV2024超高清全產(chǎn)業(yè)鏈發(fā)展研討會(huì)上宣布正式成立。 活動(dòng)現(xiàn)場(chǎng) NVI技術(shù)創(chuàng)新聯(lián)...

關(guān)鍵字: VI 傳輸協(xié)議 音頻 BSP

北京2024年8月27日 /美通社/ -- 在8月23日舉辦的2024年長(zhǎng)三角生態(tài)綠色一體化發(fā)展示范區(qū)聯(lián)合招商會(huì)上,軟通動(dòng)力信息技術(shù)(集團(tuán))股份有限公司(以下簡(jiǎn)稱"軟通動(dòng)力")與長(zhǎng)三角投資(上海)有限...

關(guān)鍵字: BSP 信息技術(shù)
關(guān)閉
關(guān)閉