當(dāng)前位置:首頁 > 汽車電子 > 汽車電子技術(shù)文庫
[導(dǎo)讀] NXP公司的MAC57D5xx系列MCU是基于適合實(shí)時(shí)應(yīng)用的ARM® Cortex®-M處理器,以及適合應(yīng)用和人機(jī)接口的ARM® Cortex®-A處理器的多核架

NXP公司的MAC57D5xx系列MCU是基于適合實(shí)時(shí)應(yīng)用的ARM® Cortex®-M處理器,以及適合應(yīng)用和人機(jī)接口的ARM® Cortex®-A處理器的多核架構(gòu)解決方案,集成了2D圖像加速器(GPU),平視顯示器(HUD)硬件曲面引擎,雙TFT顯示器驅(qū)動(dòng),步進(jìn)馬達(dá)驅(qū)動(dòng)和功能強(qiáng)大的I/O處理器,提供最前沿的性能和穩(wěn)定性,支持兩個(gè)WVGA分辨率顯示屏,適用于儀表板以及顯示管理.本文介紹了MAC57D5xx系列MCU主要特性,詳細(xì)框圖和評(píng)估板MAC57D5MB主要特性,主要元件分布圖和電路圖.
 

  The MAC57D5xx family is the next generaTIon platform ofdevices specifically targeted to the instrument cluster marketusing single and dual high resoluTIon displays.

  Leveraging the highly successful MPC56xxS product family, NXP is introducing a mulTI-core architecture powered by ARMCortex-M (for real TIme) and Cortex-A processors (for applications and HMI), coupled with 2D Graphics Accelerators(GPU), Head Up Display (HUD) Warping Engine, Dual TFT display drive, integrated Stepper Motor Drivers and a powerfulI/O processor, that will offer leading edge performance and scalability for cost-effective applications.

  Powered by ARMR CortexR -M and Cortex-A processors, coupled with 2D graphics accelerators, HUD warping engine,Dual TFT display drive, integrated Stepper Motor Controller and a powerful I/O processor, these products offer leadingperformance and scalability for cost-effective applications.

  The family supports up to 2 WVGA resolution displays, including one with in-line Head up Display (HUD) warpinghardware. Graphics content is generated using a powerful Viviane GPU supporting OpenVG1.1, and the 2D Animation andComposition Engine (2D-ACE), which significantly reduces memory footprint for content creation. Embedded memories include up to 4 MB Flash, 1 MB SRAM with ECC and up to 1.3 MB of graphics SRAM without ECC. Memory expansion isavailable through DDR2 and SDR DRAM interfaces while two flexible QuadSPI modules provide SDR and DDR serialFlash expansion. In response to the growing desire for security and safety, MAC57D5/4xx family integrates NXP’s latestSHE-compliant CSE2 engine and delivers support for ISO26262 ASIL-B functional safety compliance.

  MAC57D5xx主要特性:

  • ARM™ Cortex-A5, 32-bit CPU

  – Supports ARMv7- ISA

  – 32 KB Instruction cache, 32 KB Data cache

  – NEON SIMD Media Processing Engine

  – FPU supporting double precision floating pointoperations

  – Memory Management Unit

  – GIC Interrupt Controller

  – Up to 320 MHz

  • ARM™ Cortex-M4, 32-bit CPU

  – Supports ARMv7 - ISA

  – 16 KB Instruction cache, 16 KB Data cache

  – 64 KB Tightly-Coupled Memory (TCM)

  – Single Precision FPU

  – NVIC Interrupts Controller

  – 1.25 DMIPS per MHz integer performance

  – Up to 160 MHz

  • I/O Processor

  – ARM™ Cortex-M0+, 32-bit CPU

  – Intelligent Stepper Motor Drive

  • Memory subsystem

  – System Memory Protection Unit

  – 4 MB on-chip flash supported with the flashcontroller

  – 1 MB on-chip SRAM with ECC

  – 1.3 MB on-chip Graphics SRAM with FlexECC

  • Supports wake-up from low power modes via theWKPU controller

  • On-chip voltage regulator

  – External 3.3 V input supply

  – Option for direct, external supply of core voltage

  – Low Voltage Detect (LVD) and High Voltage

  Detect (HVD) on various supplies and regulators

  • Debug functionality

  – Run-time debug control of cores and visibility ofsystem resources using the Debug Access Port(DAP)

  – IEEE 1149.1/ IEEE 1149.7 System JTAG Controller(SJTAG)

  – Program and Data Trace support (16-bit data width)implemented by the ARM Trace Port Interface Unit(TPIU) Trace capture

  • Timer

  – Four 8-channel Flextimer modules (FTM)

  – Two 4 channel System Timer Module (STM)

  – Three Software WatchDog Timers (SWT)

  – One 8 channel Periodic Interrupt Timer (PIT)

  – Autonomous Real Time Counter (RTC)

  • Analog

  – 1 x 24 channel, 12-bit analog-to-digital converter(ADC)

  – 2 analog comparators (CMP)

  • Security

  – Cryptographic Services Engine (CSE)

  • Safety

  – ISO26262 ASIL-B compliance

  – Password and Device Security (PASS) supportingadvanced censorship and life-cycle management

  – One Fault Collection and Control Unit (FCCU) tocollect faults and issue interrupts

  • Multiple operating modes

  – Includes enhanced low power operation

  • Memory interfaces

  – 2 x Dual QuadSPI Serial flash controllers

  – Supports SDR and DDR serial flash

  – Support for 3.3 V Hyperflash (Spansion)

  – DRAM controller supporting SDR and DDR2

  • Clock interfaces

  – 8-40 MHz external crystal (FXOSC)

  – 16 MHz IRC (FIRC)

  – 128 kHz IRC (SIRC)

  – 32 kHz external crystal (SXOSC)

  – Clock Monitor Unit (CMU)

  – Frequency modulated phase-locked loop (FMPLL)

  – Real Time Counter (RTC)

  • Graphics interfaces

  – Vivante GC355 GPU supporting OpenVG 1.1

  – 2 x 2D-ACE Display Controllers (with inline Head-Up-Display warping)

  – Digital RGB, TCON_0 (RSDS), TCON_1 and OpenLDI/LVDS output options

  – Digital Video Input (VIU4)

  – RLE Decoder for memory-memory decompression

  – 40x4 segment LCD driver, reconfigurable as 38x6 or 36x8

  • Cluster peripherals

  – Sound Generator Module (SGM)

  – 6 Stepper Motor Drivers with Stepper Stall Detect

  • Communication

  – Ethernet 10/100 + AVB (ENET)

  – MLB50

  – FlexCAN x 3

  – DSPI x 5

  – LINFlexD x 3 (1 x Master/Slave, 2 x Master only)

  – I2C x 2

  • eDMA controller with multiple transfer request sources using DMAMUX

  • Boot Assist Flash (BAF) supports internal flash programming


圖1.MAC57D5xx高等級(jí)框圖

  圖2.MAC57D5xx詳細(xì)框圖

  MAC57D5xx評(píng)估板MAC57D5MB

  This user guide details the setup and configuration of the NXPMAC57D5xx Mother Board (MB) Customer EvaluationBoard (hereafter referred to as the EVB) and its daughter cards(208 LQFP and 516 BGA)。

  The EVB is intended to provide a low cost mechanism forcustomer evaluation of the MAC57D5xx family ofmicrocontrollers, and to facilitate hardware and softwaredevelopment. The EVB is intended for bench / laboratory useand has been designed using ambient temperature specifiedcomponents. Two daughter cards are available which connectto the EVB via high-density connectors. Please consult yourNXP representative for more details.

  This product contains components that may be damaged byelectrostatic discharge. Observe precautions for handlingelectrostatic sensitive devices when using this EVB and associated microcontroller.

  MAC57D5xx評(píng)估板MAC57D5MB主要特性:

  • Master Power switch and regulators status LED’s.

  • High Speed CAN transceiver

  • LIN interface

  • Ethernet PHY and RJ45 socket configurable as RMII or MII

  • 20-pin JTAG

  • ARM Cortex Connector

  • ART ETM Connector

  • User RESET switch with reset status LED.

  • User LED’s

  • User pushbutton switches

  • Potentiometer connected to analogue input channel.

  • VIU Interface

  • TFT Display interface with Backlight power supply for EastRising - ER-TFT050-3

  • 2 Stepper Motors Connectors

圖3.評(píng)估板MAC57D5MB外形圖

圖4.評(píng)估板MAC57D5MB元件分布圖

圖5. 評(píng)估板MAC57D5MB電路圖(1)

圖6. 評(píng)估板MAC57D5MB電路圖(2)

圖7. 評(píng)估板MAC57D5MB電路圖(3)

圖8. 評(píng)估板MAC57D5MB電路圖(4)

圖9. 評(píng)估板MAC57D5MB電路圖(5)

圖10. 評(píng)估板MAC57D5MB電路圖(6)

圖11. 評(píng)估板MAC57D5MB電路圖(7)

圖12. 評(píng)估板MAC57D5MB電路圖(8)

圖13. 評(píng)估板MAC57D5MB電路圖(9)

圖14. 評(píng)估板MAC57D5MB電路圖(10)

本站聲明: 本文章由作者或相關(guān)機(jī)構(gòu)授權(quán)發(fā)布,目的在于傳遞更多信息,并不代表本站贊同其觀點(diǎn),本站亦不保證或承諾內(nèi)容真實(shí)性等。需要轉(zhuǎn)載請(qǐng)聯(lián)系該專欄作者,如若文章內(nèi)容侵犯您的權(quán)益,請(qǐng)及時(shí)聯(lián)系本站刪除。
換一批
延伸閱讀

9月2日消息,不造車的華為或?qū)⒋呱龈蟮莫?dú)角獸公司,隨著阿維塔和賽力斯的入局,華為引望愈發(fā)顯得引人矚目。

關(guān)鍵字: 阿維塔 塞力斯 華為

加利福尼亞州圣克拉拉縣2024年8月30日 /美通社/ -- 數(shù)字化轉(zhuǎn)型技術(shù)解決方案公司Trianz今天宣布,該公司與Amazon Web Services (AWS)簽訂了...

關(guān)鍵字: AWS AN BSP 數(shù)字化

倫敦2024年8月29日 /美通社/ -- 英國汽車技術(shù)公司SODA.Auto推出其旗艦產(chǎn)品SODA V,這是全球首款涵蓋汽車工程師從創(chuàng)意到認(rèn)證的所有需求的工具,可用于創(chuàng)建軟件定義汽車。 SODA V工具的開發(fā)耗時(shí)1.5...

關(guān)鍵字: 汽車 人工智能 智能驅(qū)動(dòng) BSP

北京2024年8月28日 /美通社/ -- 越來越多用戶希望企業(yè)業(yè)務(wù)能7×24不間斷運(yùn)行,同時(shí)企業(yè)卻面臨越來越多業(yè)務(wù)中斷的風(fēng)險(xiǎn),如企業(yè)系統(tǒng)復(fù)雜性的增加,頻繁的功能更新和發(fā)布等。如何確保業(yè)務(wù)連續(xù)性,提升韌性,成...

關(guān)鍵字: 亞馬遜 解密 控制平面 BSP

8月30日消息,據(jù)媒體報(bào)道,騰訊和網(wǎng)易近期正在縮減他們對(duì)日本游戲市場的投資。

關(guān)鍵字: 騰訊 編碼器 CPU

8月28日消息,今天上午,2024中國國際大數(shù)據(jù)產(chǎn)業(yè)博覽會(huì)開幕式在貴陽舉行,華為董事、質(zhì)量流程IT總裁陶景文發(fā)表了演講。

關(guān)鍵字: 華為 12nm EDA 半導(dǎo)體

8月28日消息,在2024中國國際大數(shù)據(jù)產(chǎn)業(yè)博覽會(huì)上,華為常務(wù)董事、華為云CEO張平安發(fā)表演講稱,數(shù)字世界的話語權(quán)最終是由生態(tài)的繁榮決定的。

關(guān)鍵字: 華為 12nm 手機(jī) 衛(wèi)星通信

要點(diǎn): 有效應(yīng)對(duì)環(huán)境變化,經(jīng)營業(yè)績穩(wěn)中有升 落實(shí)提質(zhì)增效舉措,毛利潤率延續(xù)升勢 戰(zhàn)略布局成效顯著,戰(zhàn)新業(yè)務(wù)引領(lǐng)增長 以科技創(chuàng)新為引領(lǐng),提升企業(yè)核心競爭力 堅(jiān)持高質(zhì)量發(fā)展策略,塑強(qiáng)核心競爭優(yōu)勢...

關(guān)鍵字: 通信 BSP 電信運(yùn)營商 數(shù)字經(jīng)濟(jì)

北京2024年8月27日 /美通社/ -- 8月21日,由中央廣播電視總臺(tái)與中國電影電視技術(shù)學(xué)會(huì)聯(lián)合牽頭組建的NVI技術(shù)創(chuàng)新聯(lián)盟在BIRTV2024超高清全產(chǎn)業(yè)鏈發(fā)展研討會(huì)上宣布正式成立。 活動(dòng)現(xiàn)場 NVI技術(shù)創(chuàng)新聯(lián)...

關(guān)鍵字: VI 傳輸協(xié)議 音頻 BSP

北京2024年8月27日 /美通社/ -- 在8月23日舉辦的2024年長三角生態(tài)綠色一體化發(fā)展示范區(qū)聯(lián)合招商會(huì)上,軟通動(dòng)力信息技術(shù)(集團(tuán))股份有限公司(以下簡稱"軟通動(dòng)力")與長三角投資(上海)有限...

關(guān)鍵字: BSP 信息技術(shù)
關(guān)閉
關(guān)閉