當(dāng)前位置:首頁 > 嵌入式 > 嵌入式教程
[導(dǎo)讀]基于LPC1311設(shè)計(jì)的Cortex-M3 CPU USB接口方案

NXP LPC1311/13/42/43 是基于Cortex-M3 的微控制器,具有高度集成和低功耗,可用于嵌入式應(yīng)用。CPU工作頻率高達(dá)72MHz,單電源2.0V-3.6V工作,內(nèi)置了嵌套中斷向量控制器(NVIC),多達(dá)32KB閃存,多達(dá)8KB數(shù)據(jù)存儲(chǔ)器,USB設(shè)備,快速模式I2C總線接口,一個(gè)UART,四個(gè)通用定時(shí)器和多達(dá)42個(gè)GPIO引腳。主要應(yīng)用在電子測量,照明,告警系統(tǒng)和白色家電。本文介紹了LPC1311/13/42/43主要特性,方框圖,時(shí)鐘發(fā)生方框圖以及自供電USB接口框圖和總線供電USB接口框圖。

The LPC1311/13/42/43 are ARM Cortex-M3 based microcontrollers for embedded applications featuring a high level of integration and low power consumption. The ARM Cortex-M3 is a next generation core that offers system enhancements such as enhanced debug features and a higher level of support block integration.

The LPC1311/13/42/43 operate at CPU frequencies of up to 72 MHz. The ARM Cortex-M3 CPU incorporates a 3-stage pipeline and uses a Harvard architecture with separate local instruction and data buses as well as a third bus for peripherals. The ARM Cortex-M3 CPU also includes an internal prefetch unit that supports speculative branching.

The peripheral complement of the LPC1311/13/42/43 includes up to 32 kB of flash memory, up to 8 kB of data memory, USB Device (LPC1342/43 only), one Fast-mode Plus I2C-bus interface, one UART, four general purpose timers, and up to 42 general purpose I/O pins.

LPC1311/13/42/43主要特性和優(yōu)勢:

ARM Cortex-M3 processor, running at frequencies of up to 72 MHz.

ARM Cortex-M3 built-in Nested Vectored Interrupt Controller (NVIC).

32 kB (LPC1343/13)/16 kB (LPC1342)/8 kB (LPC1311) on-chip flash programming memory.

8 kB (LPC1343/13)/4 kB (LPC1342/11) SRAM.

In-System Programming (ISP) and In-Application Programming (IAP) via on-chip bootloader software.

Selectable boot-up: UART or USB (USB on LPC134x only).

On LPC134x: USB MSC and HID on-chip drivers.

Serial interfaces:

USB 2.0 full-speed device controller with on-chip PHY for device (LPC1342/43 only).

UART with fractional baud rate generation, modem, internal FIFO, and RS-485/EIA-485 support.

SSP controller with FIFO and multi-protocol capabilities.

I2C-bus interface supporting full I2C-bus specification and Fast-mode Plus with a data rate of 1 Mbit/s with multiple address recognition and monitor mode.

Other peripherals:

Up to 42 General Purpose I/O (GPIO) pins with configurable pull-up/pull-down resistors.

Four general purpose counter/timers with a total of four capture inputs and 13 match outputs.

Programmable WatchDog Timer (WDT).

System tick timer.

Serial Wire Debug and Serial Wire Trace port.

High-current output driver (20 mA) on one pin.

High-current sink drivers (20 mA) on two I2C-bus pins in Fast-mode Plus.

Integrated PMU (Power Management Unit) to minimize power consumption during Sleep, Deep-sleep, and Deep power-down modes.

Three reduced power modes: Sleep, Deep-sleep, and Deep power-down.

Single power supply (2.0 V to 3.6 V).

10-bit ADC with input multiplexing among 8 pins.

GPIO pins can be used as edge and level sensitive interrupt sources.

Clock output function with divider that can reflect the system oscillator clock, IRC clock, CPU clock, or the watchdog clock.

Processor wake-up from Deep-sleep mode via a dedicated start logic using up to 40 of the functional pins.

Brownout detect with four separate thresholds for interrupt and one threshold for forced reset.

Power-On Reset (POR).

Integrated oscillator with an operating range of 1 MHz to 25 MHz.

12 MHz internal RC oscillator trimmed to 1 % accuracy over the entire temperature and voltage range that can optionally be used as a system clock.

Programmable watchdog oscillator with a frequency range of 7.8 kHz to 1.8 MHz.

System PLL allows CPU operation up to the maximum CPU rate without the need for a high-frequency crystal. May be run from the system oscillator or the internal RC oscillator.

For USB (LPC1342/43), a second, dedicated PLL is provided.

Code Read Protection (CRP) with different security levels.

Unique device serial number for identification.

Available as 48-pin LQFP package and 33-pin HVQFN package.

LPC1311/13/42/43應(yīng)用:

eMetering

Lighting

Alarm systems

White goods
[!--empirenews.page--]

圖1。LPC1311/13/42/43方框圖

圖2。LPC1311/13/42/43時(shí)鐘發(fā)生方框圖

圖3。LPC1311/13/42/43自供電USB接口框圖

圖3。LPC1342/43總線供電USB接口框圖

本站聲明: 本文章由作者或相關(guān)機(jī)構(gòu)授權(quán)發(fā)布,目的在于傳遞更多信息,并不代表本站贊同其觀點(diǎn),本站亦不保證或承諾內(nèi)容真實(shí)性等。需要轉(zhuǎn)載請(qǐng)聯(lián)系該專欄作者,如若文章內(nèi)容侵犯您的權(quán)益,請(qǐng)及時(shí)聯(lián)系本站刪除。
換一批
延伸閱讀

9月2日消息,不造車的華為或?qū)⒋呱龈蟮莫?dú)角獸公司,隨著阿維塔和賽力斯的入局,華為引望愈發(fā)顯得引人矚目。

關(guān)鍵字: 阿維塔 塞力斯 華為

倫敦2024年8月29日 /美通社/ -- 英國汽車技術(shù)公司SODA.Auto推出其旗艦產(chǎn)品SODA V,這是全球首款涵蓋汽車工程師從創(chuàng)意到認(rèn)證的所有需求的工具,可用于創(chuàng)建軟件定義汽車。 SODA V工具的開發(fā)耗時(shí)1.5...

關(guān)鍵字: 汽車 人工智能 智能驅(qū)動(dòng) BSP

北京2024年8月28日 /美通社/ -- 越來越多用戶希望企業(yè)業(yè)務(wù)能7×24不間斷運(yùn)行,同時(shí)企業(yè)卻面臨越來越多業(yè)務(wù)中斷的風(fēng)險(xiǎn),如企業(yè)系統(tǒng)復(fù)雜性的增加,頻繁的功能更新和發(fā)布等。如何確保業(yè)務(wù)連續(xù)性,提升韌性,成...

關(guān)鍵字: 亞馬遜 解密 控制平面 BSP

8月30日消息,據(jù)媒體報(bào)道,騰訊和網(wǎng)易近期正在縮減他們對(duì)日本游戲市場的投資。

關(guān)鍵字: 騰訊 編碼器 CPU

8月28日消息,今天上午,2024中國國際大數(shù)據(jù)產(chǎn)業(yè)博覽會(huì)開幕式在貴陽舉行,華為董事、質(zhì)量流程IT總裁陶景文發(fā)表了演講。

關(guān)鍵字: 華為 12nm EDA 半導(dǎo)體

8月28日消息,在2024中國國際大數(shù)據(jù)產(chǎn)業(yè)博覽會(huì)上,華為常務(wù)董事、華為云CEO張平安發(fā)表演講稱,數(shù)字世界的話語權(quán)最終是由生態(tài)的繁榮決定的。

關(guān)鍵字: 華為 12nm 手機(jī) 衛(wèi)星通信

要點(diǎn): 有效應(yīng)對(duì)環(huán)境變化,經(jīng)營業(yè)績穩(wěn)中有升 落實(shí)提質(zhì)增效舉措,毛利潤率延續(xù)升勢 戰(zhàn)略布局成效顯著,戰(zhàn)新業(yè)務(wù)引領(lǐng)增長 以科技創(chuàng)新為引領(lǐng),提升企業(yè)核心競爭力 堅(jiān)持高質(zhì)量發(fā)展策略,塑強(qiáng)核心競爭優(yōu)勢...

關(guān)鍵字: 通信 BSP 電信運(yùn)營商 數(shù)字經(jīng)濟(jì)

北京2024年8月27日 /美通社/ -- 8月21日,由中央廣播電視總臺(tái)與中國電影電視技術(shù)學(xué)會(huì)聯(lián)合牽頭組建的NVI技術(shù)創(chuàng)新聯(lián)盟在BIRTV2024超高清全產(chǎn)業(yè)鏈發(fā)展研討會(huì)上宣布正式成立。 活動(dòng)現(xiàn)場 NVI技術(shù)創(chuàng)新聯(lián)...

關(guān)鍵字: VI 傳輸協(xié)議 音頻 BSP

北京2024年8月27日 /美通社/ -- 在8月23日舉辦的2024年長三角生態(tài)綠色一體化發(fā)展示范區(qū)聯(lián)合招商會(huì)上,軟通動(dòng)力信息技術(shù)(集團(tuán))股份有限公司(以下簡稱"軟通動(dòng)力")與長三角投資(上海)有限...

關(guān)鍵字: BSP 信息技術(shù)
關(guān)閉
關(guān)閉