當(dāng)前位置:首頁 > 嵌入式 > 嵌入式教程
[導(dǎo)讀]Cypress CY8CKIT-025分辨率0.1度C溫度測量解決方案

Cypress公司的CY8CKIT-025 PSoC® 精密模擬溫度傳感器擴展板套件(EBK)包括5個溫度傳感器,能方便快速測量和控制溫度,溫度測量分辨率達到0.1度C.CY8CKIT-025 EBK設(shè)計和CY8CKIT-030 PSoC 3開發(fā)板或CY8CKIT-001 PSoC開發(fā)板 一起使用,提供完整的單片溫度檢測和控制解決方案.本文介紹了PSoC®5: CY8C52系列產(chǎn)品主要特性,功能框圖,ARM Cortex-M3框圖以及CY8CKIT-025 PSoC® 精密模擬溫度傳感器擴展板套件(EBK)主要特性,電路圖,材料清單和PCB元件布局圖.

With its unique array of configurable blocks, PSoC® 5 is a true system-level solution providing microcontroller unit (MCU), memory, analog, and digital peripheral functions in a single chip. The CY8C52 family offers a modern method of signal acquisition, signal processing, and control with high accuracy, high bandwidth, and high flexibility. Analog capability spans the range from thermocouples (near DC voltages) to ultrasonic signals. The CY8C52 family can handle dozens of data acquisition channels and analog inputs on every GPIO pin. The CY8C52 family is also a high-performance configurable digital system with some part numbers including interfaces such as USB and multimaster I2C. In addition to communication interfaces, the CY8C52 family has an easy to configure logic array, flexible routing to all I/O pins, and a high-performance 32-bit ARM® Cortex™-M3 microprocessor core. Designers can easily create system level designs using a rich library of prebuilt components and boolean primitives using PSoC Creator™, a hierarchical schematic design entry tool. The CY8C52 family provides unparalleled opportunities for analog and digital bill of materials integration while easily accommodating last minute design changes through simple firmware updates.

CY8C52主要特性:

 32-bit ARM Cortex-M3 CPU core

 DC to 40 MHz operation

 Flash program memory, up to 256 KB, 100,000 write cycles, 20-year retention and multiple security features

 Up to 64 KB SRAM memory

 128 bytes of cache memory

 2-KB electrically erasable programmable read-only memory (EEPROM) memory, 1 million cycles, and 20 years retention

 24-channel direct memory access (DMA) with multilayer AMBA high-performance bus (AHB) bus access

• Programmable chained descriptors and priorities

• High bandwidth 32-bit transfer support

 Low voltage, ultra low power

 Operating voltage range: 2.7 V to 5.5 V

 6 mA at 6 MHz

 Low power modes including:

• 2-μA sleep mode

• 300-nA hibernate mode with RAM retention

 Versatile I/O system

 46 to 70 I/Os (60 GPIOs, 8 SIOs, 2 USBIOs))

 Any GPIO to any digital or analog peripheral routability

 LCD direct drive from any GPIO, up to 46 × 16 segments

 CapSense® support from any GPIO

 1.2 V to 5.5 V I/O interface voltages, up to four domains

 Maskable, independent IRQ on any pin or port

 Schmitt trigger transistor-transistor logic (TTL) inputs

 All GPIOs configurable as open drain high/low, pull up/down, High-Z, or strong output

 25 mA sink on SIO

 Digital peripherals

 20 to 24 programmable logic device (PLD) based universal digital blocks (UDBs)

 Full-Speed (FS) USB 2.0 12 Mbps using a 24 MHz external oscillator

 Four 16-bit configurable timer, counter, and PWM blocks

 Library of standard peripherals

• 8-, 16-, 24-, and 32-bit timers, counters, and PWMs

• SPI, UART, and I2C

• Many others available in catalog

Library of advanced peripherals

• Cyclic redundancy check (CRC)

• Pseudo random sequence (PRS) generator

• Local interconnect network (LIN) bus 2.0

• Quadrature decoder

Analog peripherals (2.7 V  VDDA  5.5 V)

 1.024 V ±1% internal voltage reference

 Successive approximation register (SAR) analog-to-digital converter (ADC), 12-bit at 700 ksps

 One 8-bit, 5.5-Msps current DAC (IDAC) or 1-Msps voltage DAC (VDAC)

 Two comparators with 95-ns response time

 CapSense support

 Programming, debug, and trace

 Serial wire debug (SWD) and single-wire viewer (SWV) interfaces

 Cortex-M3 flash patch and breakpoint (FPB) block

 Cortex-M3 data watchpoint and trace (DWT) generates data trace information

 Cortex-M3 Instrumentation Trace Macrocell (ITM) can be used for printf-style debugging

 DWT and ITM blocks communicate with off-chip debug and trace systems via the SWV interface

 Bootloader programming supportable through I2C, SPI, UART, USB, and other interfaces[!--empirenews.page--]

 Precision, programmable clocking

 3 to 24 MHz internal oscillator over full temperature and voltage range

 4 to 25 MHz crystal oscillator for crystal PPM accuracy

 Internal PLL clock generation up to 40 MHz

 32.768 kHz watch crystal oscillator

 Low power internal oscillator at 1, 33, and 100 kHz

 Temperature and packaging

 –40℃ to +85℃ degrees industrial temperature

 68-pin QFN and 100-pin TQFP package options

 

 

圖1.CY8C52簡化方框圖:包括

 ARM Cortex-M3 CPU subsystem

 Nonvolatile subsystem

 Programming, debug, and test subsystem

 Inputs and outputs

 Clocking

 Power

 Digital subsystem

 Analog subsystem

 

 

圖2.CY8C52中ARM Cortex-M3框圖

CY8CKIT-025 PSoC® 精密模擬溫度傳感器擴展板套件(EBK)

The CY8CKIT-025 PSoC® Precision Analog Temperature Sensor Expansion Board Kit (EBK) includes 5 temperature sensors and examples projects to make temperature sensing and control design quick and easy. This kit enables the designer to measure temperature accurately to a resolution of 0.1℃.

The CY8CKIT-025 EBK is designed for use with the CY8CKIT-030 PSoC 3 Development Kit and the CY8CKIT-001 PSoC Development Kit (all sold separately). Combining CY8CKIT-025 EBK with a development kit provides a complete single chip temperature sensing and control solution.

CY8CKIT-025 EBK包括:

PT100 Class B Resistive Temperature Detector (RTD)

Type K Thermocouple

NTC Thermistor

2 Temperature Diodes (2N3904 transistors)

DS600 IC temperature sensor

Examples projects for temperature sensing measurement, combined temperature and voltage measurement and fan control

Includes a bonus CY8CKIT-012 PSoC Prototyping and Development Expansion Board

Quick Start Guide

Resource CD

溫度傳感器性能比較表:

 

 

 

 

圖3.CY8CKIT-025 PSoC精密模擬溫度傳感器EBK外形圖

 

 

圖4.CY8CKIT-025 PSoC精密模擬溫度傳感器EBK電路圖

CY8CKIT-025 PSoC精密模擬溫度傳感器EBK材料清單:

 

 

 

 

圖5.CY8CKIT-025 PSoC精密模擬溫度傳感器EBK PCB元件布局圖

本站聲明: 本文章由作者或相關(guān)機構(gòu)授權(quán)發(fā)布,目的在于傳遞更多信息,并不代表本站贊同其觀點,本站亦不保證或承諾內(nèi)容真實性等。需要轉(zhuǎn)載請聯(lián)系該專欄作者,如若文章內(nèi)容侵犯您的權(quán)益,請及時聯(lián)系本站刪除。
換一批
延伸閱讀

9月2日消息,不造車的華為或?qū)⒋呱龈蟮莫毥谦F公司,隨著阿維塔和賽力斯的入局,華為引望愈發(fā)顯得引人矚目。

關(guān)鍵字: 阿維塔 塞力斯 華為

加利福尼亞州圣克拉拉縣2024年8月30日 /美通社/ -- 數(shù)字化轉(zhuǎn)型技術(shù)解決方案公司Trianz今天宣布,該公司與Amazon Web Services (AWS)簽訂了...

關(guān)鍵字: AWS AN BSP 數(shù)字化

倫敦2024年8月29日 /美通社/ -- 英國汽車技術(shù)公司SODA.Auto推出其旗艦產(chǎn)品SODA V,這是全球首款涵蓋汽車工程師從創(chuàng)意到認證的所有需求的工具,可用于創(chuàng)建軟件定義汽車。 SODA V工具的開發(fā)耗時1.5...

關(guān)鍵字: 汽車 人工智能 智能驅(qū)動 BSP

北京2024年8月28日 /美通社/ -- 越來越多用戶希望企業(yè)業(yè)務(wù)能7×24不間斷運行,同時企業(yè)卻面臨越來越多業(yè)務(wù)中斷的風(fēng)險,如企業(yè)系統(tǒng)復(fù)雜性的增加,頻繁的功能更新和發(fā)布等。如何確保業(yè)務(wù)連續(xù)性,提升韌性,成...

關(guān)鍵字: 亞馬遜 解密 控制平面 BSP

8月30日消息,據(jù)媒體報道,騰訊和網(wǎng)易近期正在縮減他們對日本游戲市場的投資。

關(guān)鍵字: 騰訊 編碼器 CPU

8月28日消息,今天上午,2024中國國際大數(shù)據(jù)產(chǎn)業(yè)博覽會開幕式在貴陽舉行,華為董事、質(zhì)量流程IT總裁陶景文發(fā)表了演講。

關(guān)鍵字: 華為 12nm EDA 半導(dǎo)體

8月28日消息,在2024中國國際大數(shù)據(jù)產(chǎn)業(yè)博覽會上,華為常務(wù)董事、華為云CEO張平安發(fā)表演講稱,數(shù)字世界的話語權(quán)最終是由生態(tài)的繁榮決定的。

關(guān)鍵字: 華為 12nm 手機 衛(wèi)星通信

要點: 有效應(yīng)對環(huán)境變化,經(jīng)營業(yè)績穩(wěn)中有升 落實提質(zhì)增效舉措,毛利潤率延續(xù)升勢 戰(zhàn)略布局成效顯著,戰(zhàn)新業(yè)務(wù)引領(lǐng)增長 以科技創(chuàng)新為引領(lǐng),提升企業(yè)核心競爭力 堅持高質(zhì)量發(fā)展策略,塑強核心競爭優(yōu)勢...

關(guān)鍵字: 通信 BSP 電信運營商 數(shù)字經(jīng)濟

北京2024年8月27日 /美通社/ -- 8月21日,由中央廣播電視總臺與中國電影電視技術(shù)學(xué)會聯(lián)合牽頭組建的NVI技術(shù)創(chuàng)新聯(lián)盟在BIRTV2024超高清全產(chǎn)業(yè)鏈發(fā)展研討會上宣布正式成立。 活動現(xiàn)場 NVI技術(shù)創(chuàng)新聯(lián)...

關(guān)鍵字: VI 傳輸協(xié)議 音頻 BSP

北京2024年8月27日 /美通社/ -- 在8月23日舉辦的2024年長三角生態(tài)綠色一體化發(fā)展示范區(qū)聯(lián)合招商會上,軟通動力信息技術(shù)(集團)股份有限公司(以下簡稱"軟通動力")與長三角投資(上海)有限...

關(guān)鍵字: BSP 信息技術(shù)
關(guān)閉
關(guān)閉