當(dāng)前位置:首頁 > EDA > 電子設(shè)計(jì)自動(dòng)化
[導(dǎo)讀]Automated DDR3 Analysis Quantum-SI 2008.04 automates signal integrity and timing analysis of DDR3 interfaces. Enhancements include new DDR3-specific waveform quality checks and modeling of dynam

Automated DDR3 Analysis 
 
Quantum-SI 2008.04 automates signal integrity and timing analysis of DDR3 interfaces.  Enhancements include new DDR3-specific waveform quality checks and modeling of dynamic timing behaviors (write and read-leveling).  Quantum-SI simplifies the process of perform pre- and post-route DDR3 design analysis,  allowing designers to quickly establish their design's operating timing and voltage margins. 

DDR3 Signal Integrity Enhancements

The JEDEC DDR3 specification (JESD79-3A) defines a new waveform quality parameter, Time Beyond VAC, or TVAC.  This parameter defines the length of time a signal must spend beyond the AC thresholds in order for a transition to be considered valid.  This time is dependent on the slew rate of the signal at the receiver input. 

 
Ref: JESD79-3A, Page 162, Figure 101

Quantum-SI 2008.04 adds parameters the IBIS model that allow Quantum-SI to automatically determine whether TVAC requirements are being violated during waveform processing.  Violations are automatically flagged and included in the Waveform and Timing report.  Violations may also be annotated directly onto waveforms in the SiViewer simulation results display.

DDR3 Timing Analysis Enhancements

Quantum-SI 2008.04 supports two different types of timing models for DDR3 controllers:

Programmable timing models allow the user to directly control timing between CK and DQ/DQS on a per-lane basis.  These models are used to represent controllers that do not implement training sequences and do not perform automatic write-leveling.  The timing model in Quantum-SI is set up with the same tap offsets programmed in the actual system, and Quantum-SI performs integrated signal integrity and timing analysis to predict the system's operating margins. 

Dynamic timing models are used for controllers that support automatic write leveling.  The timing model describes the controller's ability to adjust its output timing, listing minimum / maximum adjustments and tap resolution.  Quantum-SI combines this information with the results of SI simulations to determine the design's optimal design margins (based on infinite tap resolution) and actual design margins (based on the controller's actual capabilities and tap resolution).  Quantum-SI also predicts which tap settings the design will use during actual operation.   The resulting information is output in the Waveform and Timing report, as shown below.


Users can utilize this new section of the Waveform and Timing report even if they aren't using a device with programmable output timing.  Quantum-SI always computes and displays the optimal timing shift for centering design margins, even when the driving device doesn't have adjustable output timing.  Designers can use this information to implement a timing shift using PCB etch to center design setup/hold margins.   Thus, this new report can be used to drive post-route timing adjustments for designs other than DDR3 interfaces.

DDR3 Design Kits

Architectural Design Kits are available for both registered and unbuffered DDR3 implementations. These kits are free to Quantum-SI users under maintenance and can be obtained through regular support channels.  Implementation kits are available for select controllers and memory configurations, and customized kits can be developed on demand. For more information on DDR3 Implementation kits, please contact your SiSoft Sales Representative.

SiViewer Enhancements

Waveform Violation Integration

Waveform violations flagged by the Quantum-SI engine during waveform processing can now be annotated directly on the waveform display. Users can control which classes of violations are annotated under "Display Preferences / Violations". More information about a specific waveform violation can be obtained by positioning the cursor over one of the violation markers, which causes the violation details to be displayed in a pop-up window, as shown below: 
 

S-Parameter Display Improvements

SiViewer can directly open S-parameter files and display the data.  The 2008.04 release includes numerous display and robustness improvements, including the ability to display results for sparsely populated S-parameter data sets.

Eye Mask Library

A library of standard eye masks is now included with SiViewer, which allows masks to be selected from a drop-down menu.  Users can quickly customize and add their own definitions to the eye mask library, which includes support for both simple and advanced compliance masks.
 

Split View in Eye and FFT Modes

Eye diagram and Fast-Fourier Transform (FFT) display modes can now be displayed in a side-by-side format, in addition to displaying regular waveform data in a side-by-side format.
 

Export Waveforms in .CSV format

Data can now be exported from the waveform display to an external file in .CSV format.  This allows SiViewer to be used for cropping, scaling and shifting waveform data, then saving resulting waveforms to an external file, either for subsequent processing or for display at a later date.

Cadence Simulation Output (.sim) File Support

SiViewer now directly reads waveform output from Cadence Design Systems PCB SI tools (.sim files). This simplifies the process of comparing and correlating simulation results between tools.

Improved CAD support

Quantum-SI's integration with different CAD systems has been improved in the 2008.04 release. Split plane information is now imported from BoardStation and PADS databases (split plane import from Allegro was already supported). Quantum-SI produces a report that lists where traces cross various layout features (splits, other traces, via anti-pads). Post-layout simulations in Quantum-SI vary trace models based on changes in the cross-section along the length of the trace.

Quantum-SI 2008.04 includes improved package import from Allegro.  Package designs using wire bonds can be linked into multi-board analysis setups and Quantum-SI will automatically create a simulation model for the wirebond from information in the Allegro database.

Panning in Schematic Editor

Continuous panning is now available in the schematic editor by holding down the middle mouse button.  This change makes Quantum-SI panning consistent with the way panning is performed in most other tools. 

Unified Installer, Updated Licensing

The 2008.04 software installer includes Quantum-SI, standalone SiViewer and Quantum-Channel Designer.  The standalone version of SiViewer has been updated to use a Quantum-SI viewer license when no standalone SiViewer licenses are available.  This allows users with Quantum-SI 300 seats (which include multiple viewer licenses) to run SiViewer separately to view Quantum-SI results, view S-parameter data, or display HSPICE (.tr0) simulation results.

本站聲明: 本文章由作者或相關(guān)機(jī)構(gòu)授權(quán)發(fā)布,目的在于傳遞更多信息,并不代表本站贊同其觀點(diǎn),本站亦不保證或承諾內(nèi)容真實(shí)性等。需要轉(zhuǎn)載請(qǐng)聯(lián)系該專欄作者,如若文章內(nèi)容侵犯您的權(quán)益,請(qǐng)及時(shí)聯(lián)系本站刪除。
換一批
延伸閱讀

9月2日消息,不造車的華為或?qū)⒋呱龈蟮莫?dú)角獸公司,隨著阿維塔和賽力斯的入局,華為引望愈發(fā)顯得引人矚目。

關(guān)鍵字: 阿維塔 塞力斯 華為

倫敦2024年8月29日 /美通社/ -- 英國汽車技術(shù)公司SODA.Auto推出其旗艦產(chǎn)品SODA V,這是全球首款涵蓋汽車工程師從創(chuàng)意到認(rèn)證的所有需求的工具,可用于創(chuàng)建軟件定義汽車。 SODA V工具的開發(fā)耗時(shí)1.5...

關(guān)鍵字: 汽車 人工智能 智能驅(qū)動(dòng) BSP

北京2024年8月28日 /美通社/ -- 越來越多用戶希望企業(yè)業(yè)務(wù)能7×24不間斷運(yùn)行,同時(shí)企業(yè)卻面臨越來越多業(yè)務(wù)中斷的風(fēng)險(xiǎn),如企業(yè)系統(tǒng)復(fù)雜性的增加,頻繁的功能更新和發(fā)布等。如何確保業(yè)務(wù)連續(xù)性,提升韌性,成...

關(guān)鍵字: 亞馬遜 解密 控制平面 BSP

8月30日消息,據(jù)媒體報(bào)道,騰訊和網(wǎng)易近期正在縮減他們對(duì)日本游戲市場(chǎng)的投資。

關(guān)鍵字: 騰訊 編碼器 CPU

8月28日消息,今天上午,2024中國國際大數(shù)據(jù)產(chǎn)業(yè)博覽會(huì)開幕式在貴陽舉行,華為董事、質(zhì)量流程IT總裁陶景文發(fā)表了演講。

關(guān)鍵字: 華為 12nm EDA 半導(dǎo)體

8月28日消息,在2024中國國際大數(shù)據(jù)產(chǎn)業(yè)博覽會(huì)上,華為常務(wù)董事、華為云CEO張平安發(fā)表演講稱,數(shù)字世界的話語權(quán)最終是由生態(tài)的繁榮決定的。

關(guān)鍵字: 華為 12nm 手機(jī) 衛(wèi)星通信

要點(diǎn): 有效應(yīng)對(duì)環(huán)境變化,經(jīng)營業(yè)績(jī)穩(wěn)中有升 落實(shí)提質(zhì)增效舉措,毛利潤率延續(xù)升勢(shì) 戰(zhàn)略布局成效顯著,戰(zhàn)新業(yè)務(wù)引領(lǐng)增長(zhǎng) 以科技創(chuàng)新為引領(lǐng),提升企業(yè)核心競(jìng)爭(zhēng)力 堅(jiān)持高質(zhì)量發(fā)展策略,塑強(qiáng)核心競(jìng)爭(zhēng)優(yōu)勢(shì)...

關(guān)鍵字: 通信 BSP 電信運(yùn)營商 數(shù)字經(jīng)濟(jì)

北京2024年8月27日 /美通社/ -- 8月21日,由中央廣播電視總臺(tái)與中國電影電視技術(shù)學(xué)會(huì)聯(lián)合牽頭組建的NVI技術(shù)創(chuàng)新聯(lián)盟在BIRTV2024超高清全產(chǎn)業(yè)鏈發(fā)展研討會(huì)上宣布正式成立。 活動(dòng)現(xiàn)場(chǎng) NVI技術(shù)創(chuàng)新聯(lián)...

關(guān)鍵字: VI 傳輸協(xié)議 音頻 BSP

北京2024年8月27日 /美通社/ -- 在8月23日舉辦的2024年長(zhǎng)三角生態(tài)綠色一體化發(fā)展示范區(qū)聯(lián)合招商會(huì)上,軟通動(dòng)力信息技術(shù)(集團(tuán))股份有限公司(以下簡(jiǎn)稱"軟通動(dòng)力")與長(zhǎng)三角投資(上海)有限...

關(guān)鍵字: BSP 信息技術(shù)
關(guān)閉
關(guān)閉