當(dāng)前位置:首頁(yè) > 電源 > 數(shù)字電源
[導(dǎo)讀]CS8422是24位高性能多格式數(shù)字音頻接收器,接口標(biāo)準(zhǔn)包括EIAJ CP1201, IEC-60958, AES3和S/PDIF,串行音頻輸出可設(shè)定為24/20/18/16位字長(zhǎng),數(shù)據(jù)輸入可高達(dá)24位長(zhǎng).輸入和輸出數(shù)據(jù)可以和外接時(shí)鐘是異步或同步,動(dòng)態(tài)范圍140d

CS8422是24位高性能多格式數(shù)字音頻接收器,接口標(biāo)準(zhǔn)包括EIAJ CP1201, IEC-60958, AES3和S/PDIF,串行音頻輸出可設(shè)定為24/20/18/16位字長(zhǎng),數(shù)據(jù)輸入可高達(dá)24位長(zhǎng).輸入和輸出數(shù)據(jù)可以和外接時(shí)鐘是異步或同步,動(dòng)態(tài)范圍140dB,THD+N為-120dB,模擬電源3.3V,數(shù)字接口1.8V到5.0V.主要用在家庭影院系統(tǒng),電視,媒體中心,混響和效果處理器,多軌錄音機(jī)和PC聲卡.

24-bit, 192-kHz, Asynchronous Sample Rate Converter with Integrated Digital Audio Interface Receive
r The CS8422 is a 24-bit, high-performance, monolithic CMOS stereo asynchronous sample rate converter with an integrated digital audio interface receiver that decodes audio data according to the EIAJ CP1201, IEC-60958, AES3, and S/PDIF interface standards.

Audio data is input through the digital interface receiver or a 3-wire serial audio input port. Audio is output through one of two 3-wire serial audio output ports. Serial audio data outputs can be set to 24, 20, 18, or 16-bit word-lengths. Data into the digital interface receiver and serial audio input port can be up to 24-bits long. Input and output data can be completely asynchronous, synchronous to an external clock through XTI, or synchronous to the recovered master clock.

The CS8422 can be controlled through the control port in Software Mode or in a Stand-Alone Hardware Mode. In Software Mode, the user can control the device through an SPI or I²C control port.

Target applications include digital recording systems (DVD-R/RW, CD-R/RW, PVR, DAT, MD, and VTR), digital mixing consoles, high-quality D/A, effects processors, computer audio systems, and automotive audio systems.

The CS8422 is available in a space-saving QFN package in both Commercial (-40℃ to +85℃) and Automotive (-40℃ to +105℃) grades. The CDB4822 is also available for device evaluation and implementation suggestions.

CS8422主要特性:

Sample Rate Converter Features

140 dB Dynamic Range

-120 dB THD+N

No External Master Clock Required

Supports Sample Rates up to 211 kHz

Input/Output Sample Rate Ratios from 6:1 to 1:6

Master Mode Master Clock/Sample Rate Ratio Support: 64, 96, 128, 192, 256, 384, 512, 768, 1024

16, 18, 20, or 24-bit Data I/O

Dither Automatically Applied and Scaled to Output Resolution

Multiple Device Outputs are Phase Matched

Digital Audio Interface Receiver Features

Complete EIAJ CP1201, IEC-60958, AES3, S/PDIF Compatible Receiver

28 kHz to 216 kHz Sample Rate Range

2:1 Differential AES3 or 4:1 S/PDIF Input Mux

De-emphasis Filtering for 32 kHz, 44.1 kHz, and 48 kHz

Recovered Master Clock Output: 64 x Fs, 96 x Fs, 128 x Fs, 192 x Fs, 256 x Fs,384 x Fs, 512 x Fs, 768 x Fs, 1024 x Fs

49.152 MHz Maximum Recovered Master Clock Frequency

Ultralow-jitter Clock Recovery

High Input Jitter Tolerance

No External PLL Filter Components Required

Selectable and Automatic Clock Switching

AES3 Direct Output and AES3 TX Passthrough

On-chip Channel Status Data Buffering

Automatic Detection of Compressed Audio Streams

Decodes CD Q Sub-Code

System Features

SPI™ or I²C™ Software Mode and Stand-Alone Hardware Mode

Flexible 3-wire Digital Serial Audio Input Port

Dual Serial Audio Output Ports with Independently Selectable Data Paths

Master or Slave Mode Operation for all Serial Audio Ports

Time Division Multiplexing (TDM) Mode

Integrated Oscillator for use with External Crystal

Four General-purpose Output Pins (GPO)

+3.3 V Analog Supply (VA)

+1.8 V to 5.0 V Digital Interface (VL)

Space-saving 32-pin QFN Package

圖1. CS8422方框圖

圖2.CS8422軟件模式連接框圖

圖3.CS8422硬件模式連接框圖

圖4.CS8422硬件模式時(shí)鐘路徑圖

CS8422評(píng)估板CDB8422

Using the CDB8422 evaluation board is an ideal way to evaluate the CS8422. Use of the board requires a digital signal source, an analyzer, and a power supply. A Windows PC-compatible computer is also required if using software mode to configure the CDB8422.

S/PDIF and AES3/EBU input connections are made via RCA phono, optical, or XLR connectors to the CS8422. S/PDIF output connections are made via RCA phono or optical connectors from the CS8406 (S/PDIF Tx). System timing can be provided by a S/PDIF or AES3/EBU input signal, by the CS8422 with supplied master clock, or by an I/O stake header with a DSP connected.

The provided Windows-based software GUI makes configuring the CDB8422 easy. The software communicates through the PC’s USB port to configure the board so that all features of the CS8422 can be evaluated.

The board may also be configured without a PC connection by using hardware switches; however, not all configurations of the CDB8422 are possible in hardware mode.

CS8422評(píng)估板CDB8422主要特性:

IEC-60958, AES3/EBU, S/PDIF Inputs

– Single-Ended Inputs via Optical and RCA Input Jacks

– Differential Inputs via XLR Input Jack

S/PDIF Outputs

– Optical and RCA Output Jacks

– CS8406 Digital Audio Transmitter

I/O Stake Headers

– External Control Port Accessibility

– External Serial Audio I/O Accessibility

3.3 V Logic Interface

Powered by Single External Power Supply or PC USB Port Connection

H/W Control via DIP Switches

FlexGUI S/W Control - Windows® Compatible

– Pre-Defined & User-Configurable Scripts

圖5.評(píng)估板CDB8422方框圖
[!--empirenews.page--]
圖6.評(píng)估板CDB8422電路圖(1): CS8422 & XTI

圖7.評(píng)估板CDB8422電路圖(2): RF輸入

圖8.評(píng)估板CDB8422電路圖(3):PCM輸入插頭

圖9.評(píng)估板CDB8422電路圖(4): HW模式控制

圖9.評(píng)估板CDB8422電路圖(5):FPGA

圖10.評(píng)估板CDB8422電路圖(6): MCLK指向

圖11.評(píng)估板CDB8422電路圖(7): 串行音頻1輸出插頭[!--empirenews.page--]

圖12.評(píng)估板CDB8422電路圖(8): 串行音頻2輸出插頭

圖13.評(píng)估板CDB8422電路圖(9): TDM插頭

圖14.評(píng)估板CDB8422電路圖(10): CS8406和輔助TX

圖15.評(píng)估板CDB8422電路圖(11): USB和MCU

圖16.評(píng)估板CDB8422電路圖(12): 電源

圖17.評(píng)估板CDB8422元件布局圖

本站聲明: 本文章由作者或相關(guān)機(jī)構(gòu)授權(quán)發(fā)布,目的在于傳遞更多信息,并不代表本站贊同其觀點(diǎn),本站亦不保證或承諾內(nèi)容真實(shí)性等。需要轉(zhuǎn)載請(qǐng)聯(lián)系該專(zhuān)欄作者,如若文章內(nèi)容侵犯您的權(quán)益,請(qǐng)及時(shí)聯(lián)系本站刪除。
換一批
延伸閱讀

9月2日消息,不造車(chē)的華為或?qū)⒋呱龈蟮莫?dú)角獸公司,隨著阿維塔和賽力斯的入局,華為引望愈發(fā)顯得引人矚目。

關(guān)鍵字: 阿維塔 塞力斯 華為

倫敦2024年8月29日 /美通社/ -- 英國(guó)汽車(chē)技術(shù)公司SODA.Auto推出其旗艦產(chǎn)品SODA V,這是全球首款涵蓋汽車(chē)工程師從創(chuàng)意到認(rèn)證的所有需求的工具,可用于創(chuàng)建軟件定義汽車(chē)。 SODA V工具的開(kāi)發(fā)耗時(shí)1.5...

關(guān)鍵字: 汽車(chē) 人工智能 智能驅(qū)動(dòng) BSP

北京2024年8月28日 /美通社/ -- 越來(lái)越多用戶希望企業(yè)業(yè)務(wù)能7×24不間斷運(yùn)行,同時(shí)企業(yè)卻面臨越來(lái)越多業(yè)務(wù)中斷的風(fēng)險(xiǎn),如企業(yè)系統(tǒng)復(fù)雜性的增加,頻繁的功能更新和發(fā)布等。如何確保業(yè)務(wù)連續(xù)性,提升韌性,成...

關(guān)鍵字: 亞馬遜 解密 控制平面 BSP

8月30日消息,據(jù)媒體報(bào)道,騰訊和網(wǎng)易近期正在縮減他們對(duì)日本游戲市場(chǎng)的投資。

關(guān)鍵字: 騰訊 編碼器 CPU

8月28日消息,今天上午,2024中國(guó)國(guó)際大數(shù)據(jù)產(chǎn)業(yè)博覽會(huì)開(kāi)幕式在貴陽(yáng)舉行,華為董事、質(zhì)量流程IT總裁陶景文發(fā)表了演講。

關(guān)鍵字: 華為 12nm EDA 半導(dǎo)體

8月28日消息,在2024中國(guó)國(guó)際大數(shù)據(jù)產(chǎn)業(yè)博覽會(huì)上,華為常務(wù)董事、華為云CEO張平安發(fā)表演講稱(chēng),數(shù)字世界的話語(yǔ)權(quán)最終是由生態(tài)的繁榮決定的。

關(guān)鍵字: 華為 12nm 手機(jī) 衛(wèi)星通信

要點(diǎn): 有效應(yīng)對(duì)環(huán)境變化,經(jīng)營(yíng)業(yè)績(jī)穩(wěn)中有升 落實(shí)提質(zhì)增效舉措,毛利潤(rùn)率延續(xù)升勢(shì) 戰(zhàn)略布局成效顯著,戰(zhàn)新業(yè)務(wù)引領(lǐng)增長(zhǎng) 以科技創(chuàng)新為引領(lǐng),提升企業(yè)核心競(jìng)爭(zhēng)力 堅(jiān)持高質(zhì)量發(fā)展策略,塑強(qiáng)核心競(jìng)爭(zhēng)優(yōu)勢(shì)...

關(guān)鍵字: 通信 BSP 電信運(yùn)營(yíng)商 數(shù)字經(jīng)濟(jì)

北京2024年8月27日 /美通社/ -- 8月21日,由中央廣播電視總臺(tái)與中國(guó)電影電視技術(shù)學(xué)會(huì)聯(lián)合牽頭組建的NVI技術(shù)創(chuàng)新聯(lián)盟在BIRTV2024超高清全產(chǎn)業(yè)鏈發(fā)展研討會(huì)上宣布正式成立。 活動(dòng)現(xiàn)場(chǎng) NVI技術(shù)創(chuàng)新聯(lián)...

關(guān)鍵字: VI 傳輸協(xié)議 音頻 BSP

北京2024年8月27日 /美通社/ -- 在8月23日舉辦的2024年長(zhǎng)三角生態(tài)綠色一體化發(fā)展示范區(qū)聯(lián)合招商會(huì)上,軟通動(dòng)力信息技術(shù)(集團(tuán))股份有限公司(以下簡(jiǎn)稱(chēng)"軟通動(dòng)力")與長(zhǎng)三角投資(上海)有限...

關(guān)鍵字: BSP 信息技術(shù)
關(guān)閉
關(guān)閉