當(dāng)前位置:首頁(yè) > 嵌入式 > 嵌入式硬件
[導(dǎo)讀]前一段時(shí)間在玩xilinx送我在跑XUPV5-LX110T,首先跑xilinx給出的XUPV5-LX110T的demo設(shè)計(jì),結(jié)果發(fā)現(xiàn)遇到了一些錯(cuò)誤但是自己在網(wǎng)上發(fā)現(xiàn)很少有答案,就把自己的一些總結(jié)貼出來(lái)

前一段時(shí)間在玩xilinx送我在跑XUPV5-LX110T,首先跑xilinx給出的XUPV5-LX110T的demo設(shè)計(jì),結(jié)果發(fā)現(xiàn)遇到了一些錯(cuò)誤但是自己在網(wǎng)上發(fā)現(xiàn)很少有答案,就把自己的一些總結(jié)貼出來(lái):

(1)xupv5_bsb_std_ip時(shí)出現(xiàn)了問(wèn)題,其錯(cuò)誤描述如下:

[xupv5_bsb_system.ucf(1110)]: NET "xps_iic_0_Gpo_pin" not found. Please

verify that:

1. The specified design element actually exists in the original design.

2. The specified object is spelled correctly in the constraint source file.

IOSTANDARD=LVCMOS33;> [xupv5_bsb_system.ucf(1111)]: NET "xps_iic_0_Gpo_pin"

not found. Please verify that:

1. The specified design element actually exists in the original design.

2. The specified object is spelled correctly in the constraint source file.

make: *** [__xps/xupv5_bsb_system_routed] Error 1

解決辦法:打開(kāi)xupv5_bsb_std_ip文件夾里面的xupv5_bsb_system.mhs文件,

在其80行的位置,將PORT xps_iic_0_Gpo_pin = xps_iic_0_Gpo, DIR = O, VEC = [31:31]注釋掉(即在前面加上#即可)或刪除。

在其551行的位置,將 PORT Gpo = xps_iic_0_Gpo注釋掉(即在前面加上#即可)或刪除。

保存該文件。

然后打開(kāi)xupv5_bsb_std_ip文件夾里面的xupv5_bsb_system.ucf文件

在其1110行和1111行的位置,將Net xps_iic_0_Gpo_pin LOC=AK6; # DVI_RESET_B

Net xps_iic_0_Gpo_pin IOSTANDARD=LVCMOS33;兩行刪除或者注釋掉。

保存該文件即可。

(2).Running DRCs for OSes, Drivers and Libraries ...

Runnning DRC for lwIP library...

ERROR:MDT - issued from TCL procedure "::sw_lwip_v3_00_a::lwip_drc" line 12

lwip () - No Ethernet MAC cores are addressable from processor ppc440_0.

lwIP requires atleast one EMAC (xps_ethernetlite | xps_ll_temac) core.

ERROR:MDT - Error while running DRC for processor ppc440_0...

make: *** [ppc440_0/lib/libxil.a] Error 2

Done!

看到了這個(gè)問(wèn)題,首先要學(xué)會(huì)自己找,上面明顯提示是lwip出錯(cuò),我們看一下datasheet就會(huì)發(fā)現(xiàn): lwIP provides an easy way to add TCP/IP-based networking capability to an embedded systemlwip_v3_00_a in EDK provides adapters for the xps_ethernetlite and xps_ll_temac

Xilinx? Ethernet MAC cores, and is based on the lwIP stack version 1.2.0. This document

describes how to use lwip_v3_00_a to add networking capability to embedded software. 我們知道了它的作用,那就找吧,反正,xilinx里面是以mhs和mss文件為主線,那就行動(dòng)吧

解決辦法:在mss文件里找到# BEGIN LIBRARY

PARAMETER LIBRARY_NAME = lwip

PARAMETER LIBRARY_VER = 3.00.a

PARAMETER PROC_INSTANCE = microblaze_0

PARAMETER api_mode = SOCKET_API

END

將其注釋掉或者刪除。

(3).ERROR: Failed to add write permission for

D:\..\microblaze_0\libsrc\lcd_ip_v1_00_a\

ERROR:Failed to copy

D:\..\drivers\lcd_ip_v1_00_a\src\ to

D:\..\microblaze_0\libsrc\lcd_ip_v1_00_a\

Copying files for driver cpu_v1_11_b from

D:\Xilinx\11.1\EDK\sw\XilinxProcessorIPLib\drivers\cpu_v1_11_b\src\ to

ERROR: Error while running "Copy Files" for processor microblaze_0...

make: *** [microblaze_0/lib/libxil.a] Error 2

Done!

解決辦法:到桌面右鍵單擊我的電腦,選擇屬性,再選擇高級(jí)這一欄,單擊環(huán)境變量,在新彈出的環(huán)境變量對(duì)話框下,單擊系統(tǒng)變量的新建按鈕,輸入變量名:CYGWIN

在變量值中輸入:nontsec,單擊OK,重新啟動(dòng)XPS,重新編譯即可。

(4).ERROR:EDK - D:\Xilinx\sample\xupv5_bsb_std_ip\xupv5_bsb_system.mhs line 392 - PARAMETER C_LEFT_POS has value 7 which does not fall in the range (0:C_SPLIT-1), specified in MPD

ERROR:EDK - D:\Xilinx\sample\xupv5_bsb_std_ip\xupv5_bsb_system.mhs line 393 - PARAMETER C_SPLIT has value 31 which does not fall in the range (1:C_SIZE_IN-1), specified in MPD

ERROR:EDK - D:\Xilinx\sample\xupv5_bsb_std_ip\xupv5_bsb_system.mhs line 392 - PARAMETER C_LEFT_POS has value 7 which does not fall in the range (0:C_SPLIT-1), specified in MPD

ERROR:EDK - D:\Xilinx\sample\xupv5_bsb_std_ip\xupv5_bsb_system.mhs line 393 - PARAMETER C_SPLIT has value 31 which does not fall in the range (1:C_SIZE_IN-1), specified in MPD

解決辦法:This error can be safely ignored as it is being generated incorrectly. The project will implement.

官方給出的答復(fù)是忽略這個(gè)錯(cuò)誤。

(5).WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -

D:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_a\data\mic

roblaze_v2_1_0.mpd line 232 - floaTIng connecTIon!

WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -

D:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_a\data\mic

roblaze_v2_1_0.mpd line 273 - floaTIng connecTIon!

WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -

D:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_00_a\data\x

ps_ll_temac_v2_1_0.mpd line 264 - floating connection![!--empirenews.page--]

WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -

D:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_00_a\data\x

ps_ll_temac_v2_1_0.mpd line 265 - floating connection!

WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -

D:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_00_a\data\x

ps_ll_temac_v2_1_0.mpd line 266 - floating connection!

WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -

D:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_ll_temac_v2_00_a\data\x

ps_ll_temac_v2_1_0.mpd line 267 - floating connection!

WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -

D:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_e\data\mdm_v2_1_0

.mpd line 223 - floating connection!

WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -

D:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_e\data\mdm_v2_1_0

.mpd line 224 - floating connection!

WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -

D:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_e\data\mdm_v2_1_0

.mpd line 225 - floating connection!

WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -

D:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_e\data\mdm_v2_1_0

.mpd line 226 - floating connection!

WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -

D:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_e\data\mdm_v2_1_0

.mpd line 227 - floating connection!

WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -

D:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_e\data\mdm_v2_1_0

.mpd line 228 - floating connection!

WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -

D:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_e\data\mdm_v2_1_0

.mpd line 229 - floating connection!

解決方案:官方給出的解決方案是忽略warning,對(duì)結(jié)果不影響。

(6).ERROR: 1 constraint not met.

PAR could not meet all timing constraints. A bitstream will not be generated.

To disable the PAR timing check:

1> Disable the "Treat timing closure failure as error" option from the Project Options dialog in XPS.

OR

2> Type following at the XPS prompt:

XPS% xset enable_par_timing_error 0

解決辦法:在XPS的project菜單欄選擇project options中選擇hierarchy and Flow將Treating

timing closure failure as an error前面的√去掉即可。

(7).ERROR:Place:713 - IOB component "fpga_0_DDR2_SDRAM_DDR2_DQ<13>" and

IODELAY

component

"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/g

en_dq[13].u_iob_dq/u_idelay_dq" must be placed adjacent to each other

into

the same I/O tile in order to route net

"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/g

en_dq[13].u_iob_dq/dq_in". The following issue has been detected:

Some of the logic associated with this structure is locked. This should

cause

the rest of the logic to be locked.A problem was found at site

IODELAY_X0Y56

where we must place IODELAY

DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/ge

n_dq[13].u_iob_dq/u_idelay_dq in order to satisfy the relative

placement

requirements of this logic. IODELAY

DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/ge

n_dqs[0].u_iob_dqs/u_iodelay_dq_ce appears to already be placed there

which

makes this design unplaceable.

解決辦法:打開(kāi)你的工程,在system assembly view的界面下,切換到ports欄下,將fpga_0_DDR2_SDRAM的下拉框中,找到相應(yīng)的的項(xiàng),選中相應(yīng)的項(xiàng)就可以。

本站聲明: 本文章由作者或相關(guān)機(jī)構(gòu)授權(quán)發(fā)布,目的在于傳遞更多信息,并不代表本站贊同其觀點(diǎn),本站亦不保證或承諾內(nèi)容真實(shí)性等。需要轉(zhuǎn)載請(qǐng)聯(lián)系該專欄作者,如若文章內(nèi)容侵犯您的權(quán)益,請(qǐng)及時(shí)聯(lián)系本站刪除。
換一批
延伸閱讀

9月2日消息,不造車的華為或?qū)⒋呱龈蟮莫?dú)角獸公司,隨著阿維塔和賽力斯的入局,華為引望愈發(fā)顯得引人矚目。

關(guān)鍵字: 阿維塔 塞力斯 華為

倫敦2024年8月29日 /美通社/ -- 英國(guó)汽車技術(shù)公司SODA.Auto推出其旗艦產(chǎn)品SODA V,這是全球首款涵蓋汽車工程師從創(chuàng)意到認(rèn)證的所有需求的工具,可用于創(chuàng)建軟件定義汽車。 SODA V工具的開(kāi)發(fā)耗時(shí)1.5...

關(guān)鍵字: 汽車 人工智能 智能驅(qū)動(dòng) BSP

北京2024年8月28日 /美通社/ -- 越來(lái)越多用戶希望企業(yè)業(yè)務(wù)能7×24不間斷運(yùn)行,同時(shí)企業(yè)卻面臨越來(lái)越多業(yè)務(wù)中斷的風(fēng)險(xiǎn),如企業(yè)系統(tǒng)復(fù)雜性的增加,頻繁的功能更新和發(fā)布等。如何確保業(yè)務(wù)連續(xù)性,提升韌性,成...

關(guān)鍵字: 亞馬遜 解密 控制平面 BSP

8月30日消息,據(jù)媒體報(bào)道,騰訊和網(wǎng)易近期正在縮減他們對(duì)日本游戲市場(chǎng)的投資。

關(guān)鍵字: 騰訊 編碼器 CPU

8月28日消息,今天上午,2024中國(guó)國(guó)際大數(shù)據(jù)產(chǎn)業(yè)博覽會(huì)開(kāi)幕式在貴陽(yáng)舉行,華為董事、質(zhì)量流程IT總裁陶景文發(fā)表了演講。

關(guān)鍵字: 華為 12nm EDA 半導(dǎo)體

8月28日消息,在2024中國(guó)國(guó)際大數(shù)據(jù)產(chǎn)業(yè)博覽會(huì)上,華為常務(wù)董事、華為云CEO張平安發(fā)表演講稱,數(shù)字世界的話語(yǔ)權(quán)最終是由生態(tài)的繁榮決定的。

關(guān)鍵字: 華為 12nm 手機(jī) 衛(wèi)星通信

要點(diǎn): 有效應(yīng)對(duì)環(huán)境變化,經(jīng)營(yíng)業(yè)績(jī)穩(wěn)中有升 落實(shí)提質(zhì)增效舉措,毛利潤(rùn)率延續(xù)升勢(shì) 戰(zhàn)略布局成效顯著,戰(zhàn)新業(yè)務(wù)引領(lǐng)增長(zhǎng) 以科技創(chuàng)新為引領(lǐng),提升企業(yè)核心競(jìng)爭(zhēng)力 堅(jiān)持高質(zhì)量發(fā)展策略,塑強(qiáng)核心競(jìng)爭(zhēng)優(yōu)勢(shì)...

關(guān)鍵字: 通信 BSP 電信運(yùn)營(yíng)商 數(shù)字經(jīng)濟(jì)

北京2024年8月27日 /美通社/ -- 8月21日,由中央廣播電視總臺(tái)與中國(guó)電影電視技術(shù)學(xué)會(huì)聯(lián)合牽頭組建的NVI技術(shù)創(chuàng)新聯(lián)盟在BIRTV2024超高清全產(chǎn)業(yè)鏈發(fā)展研討會(huì)上宣布正式成立。 活動(dòng)現(xiàn)場(chǎng) NVI技術(shù)創(chuàng)新聯(lián)...

關(guān)鍵字: VI 傳輸協(xié)議 音頻 BSP

北京2024年8月27日 /美通社/ -- 在8月23日舉辦的2024年長(zhǎng)三角生態(tài)綠色一體化發(fā)展示范區(qū)聯(lián)合招商會(huì)上,軟通動(dòng)力信息技術(shù)(集團(tuán))股份有限公司(以下簡(jiǎn)稱"軟通動(dòng)力")與長(zhǎng)三角投資(上海)有限...

關(guān)鍵字: BSP 信息技術(shù)
關(guān)閉
關(guān)閉